



DSP Solutions for Industry & Research

HSMC DVI SDRAM Loop-through Reference Design

CIII Eval Kit

Version 1.0

Revision history	3
Introduction	4
Installation.....	6

Revision history

Version	Comment
V1.0	First release

Introduction

The DVI Loop-through demo is intended as a basis for developers to quickly implement video processing designs using the Cyclone III Eval Kit. A simple video pipeline is presented which takes a 1024x768 DVI video signal from the HSMC DVI Input port and passes it through a triple frame buffer before streaming the image to the DVI output port. The design demonstrates use of the Altera Video Processing Suit.

Image buffering is a fundamental requirement for many video processing pipelines in which the input and output images are unsynchronised. Such applications include up/down scaling or image combining/blending.

A block diagram of the reference design is shown in Figure 1. The input video stream is synchronised to the local pipeline video clock through the triple frame buffer. The output signal is then streamed to the output port via the Clocked Video Output component.




Figure 1

Users may use this reference design as the basis of video processing applications. Figure 2, shows how users can introduce video processing functions into the video pipeline.




Figure 2 User video processing pipeline

The SoPC components are shown in Figure 3. The local pipeline clock is set to the DDR SDRAM sysclock to avoid the need for a clock crossing bridge. It is important to have the internal pipeline clock running faster than the input and output pixel clocks if FIFO under/over-flow is to be avoided.

Target: Device Family: Cyclone III

Clock Settings

Name	Source	MHz
clk	External	50.0
mem_dds_sysclk	mem_dds.sysclk	155.0
mem_dds_auxfull	mem_dds.auxfull	155.0
mem_dds_auxhalf	mem_dds.auxhalf	77.5

Use	Connections	Module Name	Description	Clock	Base	End	IRQ
<input checked="" type="checkbox"/>		vga_in_inst	Clocked Video Input				
		dout	Avalon Streaming Source	mem_dds_sysclk			
<input checked="" type="checkbox"/>		my_alt_vip_vfb	Frame Buffer				
		din	Avalon Streaming Sink	mem_dds_sysclk			
		dout	Avalon Streaming Source				
		read_master	Avalon Memory Mapped Master				
		write_master	Avalon Memory Mapped Master				
<input checked="" type="checkbox"/>		vga_out_inst	Clocked Video Output				
		din	Avalon Streaming Sink	mem_dds_sysclk			
<input checked="" type="checkbox"/>		mem_dds	DDR SDRAM High Performance Control...	clk	0x00000000	0x01ffffff	
		s1	Avalon Memory Mapped Slave				

Figure 3 SoPC Component Layout

Installation

To run the design it is first necessary to obtain the source files and uncompress the zip-ball into a chosen directory. The top level diagram contains the video clock PLL and the SoPC builder component. In order to run the DVI output port without i2c there are various static signal requirements which can be seen on the right of the diagram.

The Bitec HSMC DVI board must be installed on the HSMC port of the Eval Kit and a DVI source running at 1024x768. The video source would normally be a PC DVI port.




Figure 4 Hardware configuration

Bitec
1 Angelsea Mead
Chippenham, Wilts
United Kingdom
Tel. +44-(0) 797-964-5514
Fax +44-(0) 871-661-0229
E-mail: info@BiTEC.Ltd.uk
Internet: www.BiTEC.Ltd.uk

All information and data contained in this data sheet are without any commitment, are not to be considered as an offer for conclusion of a contract, nor shall they be construed as to create any liability. Any new issue of this data sheet invalidates previous issues. Product availability and delivery are exclusively subject to our respective order confirmation form; the same applies to orders based on development samples delivered. By this publication, BiTEC Ltd does not assume responsibility for patent infringements or other rights of third parties, which may result from its use.

Further, BiTEC Ltd reserves the right to revise this publication and to make changes to its content, at any time, without obligation to notify any person or entity of such revisions or changes. No part of this publication may be reproduced, photocopied, stored on a retrieval system, or transmitted without the express written consent of BiTEC Ltd.